A Time-Domain Comparator for Micro-Powered Successive Approximation ADC
نویسندگان
چکیده
منابع مشابه
An ultra-low power successive approximation A/D converter with time–domain comparator
This paper presents an ultra-low power successive approximation analog-to-digital converter. An improved implementation of the binary weighted capacitors array and a novel comparator that operates in the time instead of the voltage domain are effective and power efficient. The circuit, fabricated in a conventional 0.18-lm CMOS technology, achieves a sampling rate of 100 kS/s and an effective nu...
متن کامل1.8V 0.18µm CMOS Novel Successive Approximation ADC
With the increased sophistication of System-on-Chip (SOC) architectures comes an increased need for low power Analog to Digital converters. These converters have many uses including Built-in-Self-Test (BIST) applications. In this paper, we present a novel Successive Approximation ADC. We show how one can utilize an existing DAC structure on an SOC to realize an effective Analog-to-Digital conve...
متن کاملA Low-Power, Small-Size 10-Bit Successive-Approximation ADC
A new Successive-Approximation ADC (Analog-toDigital Converter) was designed which not only consumes little power, but also requires a small chip area. To achieve those goals, both comparator and internal DAC (Digital-to-Analog Converter) have been improved. The ADC was designed in a 1.2 μm CMOS double-poly double-metal n-well process. It performs 10-bit conversion with 67 dB SFDR. Power consum...
متن کاملAll-Digital Background Calibration of a Successive Approximation ADC Using the "Split ADC" Architecture
The “Split ADC” architecture enables fully digital calibration and correction of nonlinearity errors due to capacitor mismatch in a Successive Approximation (SAR) ADC. The die area of a single ADC design is split into two independent halves, each converting the same input signal. Total area and power is unchanged, resulting in minimal increase in analog complexity. For each conversion, the half...
متن کاملMT-021 ADC Architectures II: Successive Approximation ADCs
The successive approximation ADC has been the mainstay of data acquisition systems for many years. Recent design improvements have extended the sampling frequency of these ADCs into the megahertz region with 18-bit resolution. The Analog Devices PulSAR family of SAR ADCs uses internal switched capacitor techniques along with auto calibration and offers 18-bits at 2 MSPS (AD7641) on CMOS process...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: The Journal of the Korean Institute of Information and Communication Engineering
سال: 2012
ISSN: 2234-4772
DOI: 10.6109/jkiice.2012.16.6.1250